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We have simultaneously measured conductance and thermoelectric power (TEP) of individual
silicon and germanium/silicon core/shell nanowires in the field effect transistor device configura-
tion. As the applied gate voltage changes, the TEP shows distinctly different behaviors while the
electrical conductance exhibits the turn-off, subthreshold, and saturation regimes respectively. At
room temperature, peak TEP value of ∼ 300 µV/K is observed in the subthreshold regime of the Si
devices. The temperature dependence of the saturated TEP values are used to estimate the carrier
doping of Si nanowires.
The electronic properties of Si and Ge/Si nanowires
(NW) have attracted considerable attention for applica-
tions in next generation field effect transistors (FET) [1–
10]. Unlike carbon nanotubes, Si based NWs can be
synthesized with controlled diameters and doping levels
for rational device design. Thermal and thermoelectric
transport properties of these NWs are also of interest
for potential use in thermoelectric power conversion ap-
plications. Thermal transport studies in Si NWs have
shown that increasing the surface roughness [11] or the
enhanced phonon-drag [11, 12] can increase thermoelec-
tric efficiency in Si NWs. The doping level of individual
NWs can often be adjustable using the electric field effect
(EFE) using the gate electrode in a field effect transistor
(FET) device configuration. Since electronic properties
of the NWs are sensitively dependent on the carrier den-
sity, TEP thus can be adjusted by the EFE. For NWs
made of narrow gap semiconductors, such PbSe, Sb2Te3,
the EFE modulated TEP has been measured in the FET
device configuration where a large modulation of TEP
has been demonstrated electrical control of thermoelec-
tric efficiency [13–15]. Recently, gate-modulated TEP, S,
and electric conductance, σ, has also been measured in
Ge/Si core-shell heterostructured NWs, where the op-
timization of the power factor, σS2 has been demon-
strated employing the EFE [16]. Extending the EFE
modulated conductivity and TEP measurements on in-
dividual Si NWs may provide a new insight to under-
stand the carrier density dependence of thermoelectric
transport properties in Si based semiconducting nanos-
tructures, which can be employed for optimizing their ap-
plicability in thermoelectric applications. However, the
relatively large channel impedance in the Si NW devices,
especially near the turn-off regime of the devices poses
the experimental challenge of measuring thermoelectric
signal simultaneously with the electrical conduction.
In this letter we present an investigation of the EFE de-
pendent the electronic and the thermoelectric transport
properties of both Ge/Si core-shell NWs and Si NWs in
the temperature range of 80-300 K. For this study, we
first demonstrated the reliability of the EFE by simulta-
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FIG. 1: (a) Schematic diagram of the simultaneous measure-
ment technique of conductance and thermopower on individ-
ual nanowires. The finite element simulation shows a tem-
perature profile, with red being the hottest and blue being
the bath temperature, of the cross section of the substrate.
(b) Circuit diagram of the AC configuration using 2 lock-in
amplifiers. The TEP is measured at frequency 2ω1 while the
conductance is measured at frequency ω2.
neous measuring both conductivity and TEP using two
lock-in amplifiers, operating at two different excitation
frequencies. In the individual nanowire FET device set-
ting, we found a large modulation of TEP as a function of
applied gate voltages induced by the EFE. Substantially
large peak TEP values up to >∼ 300 µV/K are observed
in the subthreshold regime of the Si and Ge/Si devices,
indicating largely enhanced TEP near the band edge of
semiconducting NWs.
The Si NWs, used in this study, were synthesized using
the vapor-liquid-solid method (VLS) described in detail
elsewhere [1, 4]. A typical diameters of the NWs are
in the range of 20±5 nm and the axial orientation NWs
are in the [110] direction. During the growth the NWs
were doped with boron with a ratio of Si:B 8000:1. The
Si NWs were subsequently suspended in ethanol and de-
posited onto a degenerately doped silicon substrate with
500 nm thermally grown SiO2. The Si substrate back
gate is capacitively coupled to the NW samples in order
to modulate their carrier density with the EFE. Elec-
tron beam lithography, metallization (2/40 nm Ti/Pd),
and liftoff procedure are used to define the heater and
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FIG. 2: Conductance (a) and thermopower (b) of a Ge/Si
nanowire as a function of gate voltage taken at T = 300 K.
The inset in (b) shows a typical SEM image of a 12 nm Ge/Si
device. Large input impedance becomes important when mea-
suring TEP near the band edge of a semiconductor, as the
FET device turns off.
microthermometer structures. The samples are dipped
into HF acid for 5 s immediately prior to metallization
in order to remove native oxide. Another semiconduct-
ing system we employed in this study are core-shell het-
erostructured Ge/Si NWs. This heterostructured NWs
were chosen since they are known to provide highly con-
ductivity 1-dimensional hole gas at the core-shell inter-
face [7]. The details of the synthesis of the core/shell
Ge/Si heterostructure NWs, with diameters in the range
of 12±2 nm, has been described previously [7]. The fab-
rication procedure of the FET-style devices for the TEP
measurement was similar to that for the Si NWs, ex-
cept that the electrodes were made from 50 nm Ni. The
thick layer of Ni electrodes are employed to contact the
1-dimensional hole gas by rapid thermal annealing essen-
tial for the elimination of a Schottky barrier due to the
diffusion of Ni through the Si shell layer.
Conductance and TEP were measured in a vacuum
cryostat, with pressure ∼ 10−6 Torr. The technique
to simultaneously measure conductance and TEP has
been previously used to measure carbon nanotubes [17],
graphene [18], and nanowires [14, 19]. A schematic dia-
gram and a circuit diagram are presented in Figure 1(a)
and 1(b), respectively. Since SiO2 is ∼100 times less ther-
mally conductive than Si, the Joule heat generated by
the heater electrode is mostly dissipated into the Si sub-
strate, as seen in the finite element simulation (we used
the software package COMSOL) in Figure 1(a). A lateral
temperature gradient forms because the device geometry
is chosen such that the separation between the heater and
the near electrode is on the order of the SiO2 thickness.
Since resistance R ∝ T , where T is the temperature,
in metals, the 4-probe electrodes act as microthermome-
ters to measure the applied temperature difference, ∆T .
In the DC configuration, the thermally induced voltage
∆Vth was measured with a voltage amplifier to acquire
the TEP, S = −∆Vth∆T . The DC technique, however, is
quite time consuming since at each gate voltage point
the heater has to be swept in the wide range of the bias
current to produce the appropriate temperature gradient.
In the AC configuration, shown in Figure 1(b), an AC
voltage Vh(ω1) is applied to the heater electrode. The
temperature difference formed along the channel will be
proportional to the square of that voltage, therefore the
resulting voltage will oscillate at 2ω1, with a 90
◦ phase
shift. The TEP is then S = −
√
2Vth(2ω1)
∆T , where the
√
2
factor comes from the fact that the lock-in amplifier mea-
sures root-mean-squared values. For a consistency check
we make sure that the DC and AC configurations produce
the same TEP values. The condition of linear response,
∆T ≪ T , is always satisfied during the measurement in
order to stay in the linear response regime. The conduc-
tance was measured using the standard 2-probe current
biasing technique at ω2. Both signals are measured si-
multaneously as the carrier density is changed in the NW
with applied gate voltage, Vg.
We first discuss the results from highly conductive
Ge/Si NWs. A typical room temperature, T = 300 K,
gate dependent conductance and TEP measurement of
a Ge/Si NW is shown in Figure 2(a) and 2(b), respec-
tively. A scanning electron microscope (SEM) image of a
typical device is shown in the inset of Figure 2(b). Both
conductance and TEP are modulated by applied gate
voltage, Vg. For Vg < 0, the device exhibit high con-
duction, where two terminal conductance is in the order
of ballistic conduction value 2e2/h, indicating high qual-
ity hole gas conduction. As a positive gate voltage is
applied, the conductance decreases and the device turns
off. This p-type behavior is expected from the 1D hole
gas at the interface of the Ge/Si core/shell heterostruc-
ture. For negative gate voltages the TEP saturates to a
constant value ∼ 120 µV/K. As this FET device turns off
the TEP begins to rise with a peak value of ∼ 350 µV/K.
Figure 2(b) shows the difference that instrument input
impedance makes on measuring TEP when the Fermi
level is near or inside the gap of a semiconductor. Near
the turn-off regime, the impedance of the device becomes
high and the voltage measurement across the channel be-
comes challenging. In order to investigate the effect of
input impedance to the measured TEP values near the
turn-off regime, we employed voltage preamplifiers with
different DC impedance ZDC and AC impedance ZAC
values, ranging from .01 GΩ to 1 GΩ. We found that gen-
erally, the resistance of the NW channel R, defined from
the 2-terminal conductance as R = 1/G, is on the same
order as the input impedance of the measurement instru-
ment, the measured values of the TEP become unreliable.
It was also found also that the measured TEP was inde-
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FIG. 3: Conductance (a) and thermopower (b) of a 20 nm
Si nanowire plotted as a function of gate voltage at (top to
bottom) 260 K, 200 K, 140 K, 110 K, and 80 K. The shaded
grey region in (b) is where the FET is off and the TEP values
cannot be trusted. The upper inset of (b) shows a linear fit of
the saturation TEP as a function of temperature from several
devices. The lower inset of (b) shows an energy band diagram
of the formation of a Schottky barrier in the Si NW - electrode
system.
pendent of measurement frequency for w1 < 100 Hz.
The measurement of highly conducting Ge/Si NWs
provide us general insight about the gate dependent TEP
measurements in NW FET devices. In the degenerate
regime, when the Fermi level is far away from a band
edge, thermal equilibrium is established quickly on the
timescale of the measurement frequency. However, near
the band edge very few carriers participate in transport
and the conductance is exponentially suppressed. The
TEP rises when the Fermi level moves into the gap, how-
ever, the absence of adequate equilibration between the
electrodes limits accurate measurement. In order to in-
crease thermoelectric efficiency both G and TEP have
to be increased simultaneously, however, quite often the
two parameters, as observed in our NWs, are inversely
related [21]. Similar observation has been reported in
recent work of less conductive Ge/Si core-shell NW de-
vices [16].
We now turn our attention to the Si NW measure-
ments. Figure 3(a) shows our main result, the gate de-
pendence of the conductance and TEP of a typical Si
NW in the temperature range of 80-300 K. The FET is
in the saturation regime for higher negative gate voltages.
The height of the Schottky barrier ESB (see lower inset
in Figure 3(b)) that forms between the Si NW and the
metal electrode interface is adjusted by the applied gate
voltage. In the subthreshold regime the conductance is
drastically decreasing but still finite. In this regime, the
mobility of the device is estimated from the transconduc-
tance dG/dVg to be 17cm
2/Vs from µ = L
2
Cg
dG
dVg
where
L is the device length and Cg is the gate capacitance
whose value can be estimated by the cylinder-on-plane
model[7]. Typical mobilities of measured samples vary
between 0.1− 20 cm2/Vs. The FET will be turned off at
positive Vg where the Schottky barriers deplete all avail-
able itinerant states in the valence band.
The total TEP is a contribution of the TEP from the
bulk of the NW and from the Schottky barrier. At neg-
ative gate voltages, the Schottky barrier becomes very
thin and contributes negligibly to the TEP, which sat-
urates to a constant value at each temperature. This
saturation TEP scales linearly as a function of tempera-
ture with a slope of 0.68 µV/K2, as shown in the upper
inset of Figure 3b, which signifies diffusive thermoelec-
tric generation. In highly doped (> 1018 cm−3) bulk
silicon, TEP as a function of temperature is linear, while
only lightly doped samples show non-monotonic behav-
ior due to phonon-drag effects.[23] The TEP is positive,
which is consistent with the p-type nature of this material
since the sign of the TEP indicates the carrier type.[20]
The carrier density can be extracted from the tempera-
ture dependence of the saturation TEP using the Mott
relation:[19, 22]
S = −pi
2k2BT
3|e|
d lnσ
dE
∣
∣
∣
∣
E=EF
= − pi
2k2Bm
∗
(3pi2)2/3h¯2|e|
T
n2/3
(1)
where kB is the Boltzmann constant, m
∗ is the ef-
fective mass, and n is the carrier density. Using a
parabolic dispersion relation with a hole effective mass[5]
of m∗ = 0.39me, the carrier density in the Si NWs is cal-
culated to be n ≈ 1.4 × 10−19cm−3. Since the carrier
concentration is a result of singly ionized B dopants, the
ionized impurity concentration is 1.4 × 10−19cm−3. Be-
cause not all of the boron is converted during synthesis,
the measured value of the impurity concentration is rea-
sonable compared to the nominal value of 9×1020 cm−3.
As the Schottky barrier becomes wider in the subthresh-
old regime, thermally activated carriers hopping over the
barrier contribute more to the overall measured TEP
while carriers in the bulk contribute less. The peak val-
ues of the TEP at T = 300 K are ∼ 300 µV/K. These
values are higher than 220 µV/K, measured in previous
experiments of similar diameter Si NWs and doping lev-
els in the suspended device geometry,[11, 12] however,
are lower than values measured in the bulk.[23]
In conclusion, we have measured the gate dependence
of conductance and TEP of individual semiconducting p-
type Si and Ge/Si NWs in the temperature range of 80-
300 K. High input impedance is essential to measure TEP
4accurately when the FET is off. We have found peak
TEP values of 300 µV/K and 350 µV/K in Si and Ge/Si
NWs, respectively, in the subthreshold regime. The lin-
ear temperature dependence of the saturation TEP in
Si NWs is used to acquire the dopant density to be
1.4×10−19 cm−3. Controlling the magnitude of the TEP
using the EFE is essential in order to incorporate NWs
into high efficiency thermoelectric power conversion de-
vices.
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